Implementation of RFID reader/writer on software defined radio is studied in this paper. The target RFID is ISO18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel multi-stage transmultiplexing digital down converter is proposed for efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and validity of the system is confirmed on a real hardware. The proposed architecture can be applied to multi-channel receiver for dynamic spectrum system in the cognitive radio. key words: multi-channel multi-stage transmultiplexing digital down converter, software defined radio, RFID, ISO18000-3 mode 2, implementation on FPGA
Introduction
In recent years, RFID (Radio Frequency IDentification) system becomes popular for development of ubiquitous networks. The RFID system consists of RFID tag which has built-in IC chip and reader/writer to communicate with the tag. The RFID system is expected to play an important role in many applications such as entrance management and physical distribution management [1] . ISO18000-3 mode 2 [2] , which is one of the standards of passive RFID, has 8 reply frequency channels for simultaneous communication with 8 different RFID tags. Conventional reader/writer has 8 parallel analog down converters with different local frequencies to realize simultaneous communications [3] . However such an architecture is not desirable because of the circuit size.
This paper proposes a solution to the problem by utilizing software defined radio technology [4] . In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by Digital Down Converters (DDCs). A new architecture called multi- channel multi-stage transmultiplexing DDC is proposed in this paper for size and computationally efficient implementation of parallel DDCs. It is an integration of conventional multi-stage FIR filter [5] , [6] and transmultiplexer [7] , [8] .
The multi-stage FIR filter has been developed to realize sharp filter response with the small number of taps. By connecting M-tap FIR filter in cascade way, M 2 equivalent taps can be achieved. Moreover, by inserting 1/N-decimator between them, M 2 N equivalent taps can be realized. In recent days, 3-stage FIR filter is commonly used for computationally efficient DDC as in [4] .
Transmultiplexer is used to convert frequency division multiplexing (FDM) signal to time division multiplexing (TDM) signal, and vice versa. A novel digital transmultiplexing architecture based on polyphase filter bank has been proposed for parallel DDCs as in [8] . Unfortunately, since the channel spacing in the ISO18000-3 mode 2 standard is not uniform, the architecture can not be directly used for this purpose.
In the proposed multi-channel multi-stage transmultiplexing DDC, the transmultiplexer is placed between the stages of FIR filters so that the computational resources of the later stage filter can be shared among the different channels by means of TDM. In this paper, RFID reader/writer for ISO18000-3 mode 2 is designed by using multi-channel multi-stage transmultiplexing DDC. As a result, 83% reduction of the number of multipliers can be achieved compared with conventional parallel DDCs. Moreover, the proposed architecture was implemented on a FPGA evaluation board, and validity of the system was confirmed on a real hardware.
As another application, the proposed architecture can be applied to multi-channel receiver for dynamic spectrum system in the cognitive radio, where frequency channels are dynamically allocated in the white space with arbitrary channel spacing and aggregated.
The organization of this paper is as follows. Firstly, Sect. 2 gives specifications of RFID for ISO18000-3 mode2 standard. In Sect. 3, a conventional multi-stage DDC is briefly explained. The architecture of proposed multichannel multi-stage transmultiplexing DDC is described in Sect. 4 with the results of computer simulation. Implementation on FPGA of the proposed architecture follows them in Sect. 5. Finally, Sect. 6 concludes this paper.
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Specifications of RFID (ISO18000-3 mode 2)
In this section, specifications of RFID for ISO18000-3 mode 2 are explained. ISO18000-3 mode 2 is one of the international standards of RFID system. Specifications of ISO18000-3 mode 2 are listed in Table 1 with that of mode 1 [2] . Both ISO18000-3 mode 1 and mode 2 use the carrier frequency of 13.56 MHz. The mode 2 is a high data rate version of ISO18000-3 which has 8 reply channels for simultaneous communication with 8 different RFID tags in addition to the increased data rate of about 100 kbps. It is noted that the subcarrier spacing is not uniform in this standard.
The block diagram of RFID reader/writer of mode 2 is • A bit 1 is defined by a state change at the middle of a bit interval (bit 1 pulse).
• A bit 0 is defined by a state change at the beginning of a bit interval (bit 0 pulse).
• Where a bit 0 immediately follows a bit 1 there is no state change.
It is noted that the bit 1 and 0 pulses are mutually orthogonal.
shown in Fig. 1 . The reader/writer consists of antenna, transmitter, and receiver, and Micro Processing Unit (MPU). The transmitter transmits energy to activate the passive RFID tags as well as transmission commands through 13.56 MHz carrier frequency. In the receiver side, the carrier frequency of 13.56 MHz is firstly removed by diode detector, and then 8 parallel analog down converters are employed to separate the subcarriers. The 8 parallel baseband signals are sampled and decoded in the MPU. In this architecture, the 8 parallel analog down converters are obviously redundant, and not desirable due to the circuit size.
Conventional DDC Architecture
Multi-Channel Single-Stage DDC
In the proposed RFID reader/writer, the 8 analog down converters are replaced with DDCs based on software defined radio (SDR) technology as shown in Fig. 2 . In the SDR architecture, the 8 reply channels are sampled at a single A/D converter and separated by DDCs. We employed 13.56 MHz for the sampling clock of the A/D converter, since it is a base clock of the RFID system. Figure 2 shows the block diagram of multi-channel DDCs. The IQ-DDC consists of numerically controlled local oscillator, two multipliers, two Low Pass Filters (LPFs), and two decimators. The local oscillator generates sine and cosine signals with a frequency of corresponding subcarrier. The LPF is designed to have a 1 dB bandwidth of 254 kHz and to have spurious level less than −40 dB in the stop band. The attenuation of 40 dB is determined from the minimum required Signal-to-Noise Ratio (SNR) of 10 dB, maximum power variation of 20 dB due to the distance between antenna and tag, maximally 5 dB piece-to-piece power variation in the products of tag, and 5 dB power margin. The 1dB bandwidth of 254 kHz is determined to minimize the Bit Error Rate (BER) of the system while keeping the 40 dB attenuation at the stop band. Figure 3 shows an example of the frequency response of the LPF with single-stage FIR filter. Although the filter satisfies the requirements, the number of multipliers required in this filter is 420. Therefore, totally (420 × 2 + 2) × 8 = 6736 multipliers are needed for 8-channel IQ-DDCs. It is obviously infeasible for practical implementation. One simple scheme to reduce the computational resources is to employ a symmetric FIR filter. Because of the symmetric property of the filter coefficients, the complexity of the filter can be reduced to a half by sharing the same coefficients. For further reduction of computational resources, the multistage transmultilexing DDC is introduced in following subsections.
Multi-Channel Multi-Stage DDC
In this design, 8-channel 3-stage DDC is employed and its block diagram is shown in Fig. 4 . There are three stages of LPFs and two 1/4-decimators between the LPFs for each channel. The first stage is common for all channels, which selects the whole frequency band of the RFID system. The second stage selects the target channel coarsely, and finally the third stage selects the target channel strictly with fine filter response. Frequency responses of each LPF are shown in Fig. 5 and total frequency response of three LPFs is shown in Fig. 6 . As in Fig. 5 , the pass bandwidth of the filters reduces according to the stages. The third filter has sharpest filter response while has a lot of spurious responses due to the decimation. The second filter selects the main lobe of the third filter while still have spurious responses. The first filter selects the main lobe of the second filter and negates all spurious responses of the second filter. Finally, as in Fig. 6 the total frequency response of three filters satisfies the requirements of the LPF described in the single-stage filter design.
The number of multipliers required for the designed 8-channel 3-stage DDC is shown in Table 2 with that of single stage architecture. As can be seen, the multi-stage architecture drastically reduces the required multipliers. As a result, 498 multipliers are needed in this design of 8-channel 3-stage DDC with symmetric FIR LPFs, which is still infeasible for practical implementation.
Proposed DDC Architecture
Concept of Proposed Architecture
First of all, general concept of the proposed multi-channel multi-stage transmultiplexing DDC is explained in this section. Figure 7 (a) shows block diagram of conventional multi-channel multi-stage DDC, and its evolution to multichannel multi-stage transmultiplexing DDC is shown in Fig. 7(b) . In the conventional DDC, the input FDM signals are individually down converted by multiplying N different local frequencies, and N parallel multi-stage filters follow them. In this case the multi-stage filters composed of two FIR filters and 1/N-decimator in-between. Since there are N parallel down converters, N times computational resources are required in this architecture. In the proposed DDC as illustrated in Fig. 7(b) , the N 1/N-decimators in the conventional DDCs are replaced by transmultiplexer where N different channel signals are multiplexed in time domain. Therefore the computational resources of the second FIR filter can be shared among N different channels. The visual image of this concept is illustrated in Fig. 8 . Firstly, the input FDM signals are sampled at time interval of T s to satisfy the Nyquist rate of the input signals as illustrate in the left side of Fig. 8 . It is assumed that there are N frequency channels in this case. Then the signals are down converted to baseband, filtered, and 1/N decimated as in the middle of Fig. 8 , where the N different channels are aligned both in frequency and time domain. In the right side of Fig. 8 , by introducing transmultiplexer instead of 1/N-decimators the FDM signals can be converted to TDM signals, so that the computational resources for different N channels can be reduced to 1/N while the number of multipliers required per unit time is kept constant † . The more the number of stages, the more reduction of computational resources can be achieved in the proposed multichannel multi-stage transmultiplexing DDC.
Multi-Channel Multi-Stage Transmultiplexing DDC
Multi-channel multi-stage transmultiplexing DDC is introduced for further reduction of computational resources in 3-stage DDC. Figure 9 shows block diagram of the designed 8-channel 3-stage transmultiplexing DDC. In this architecture, the different frequency channels are transmultiplexed in front of the second and third filters instead of decimation. By converting FDM into TDM, the computational resources in the filters can be shared in different time for different channels. In the second filter, 2 sets of 4 channels † In this design, hard coded multiplier is considered in the FIR filter to reduce the circuit size since the filter coefficients are not variable. Therefore the proposed architecture not just reduces the number of multiplier coefficients but it reduces the number of multipliers itself [9] . (A-Dch, E-Hch) are transmultiplexed instead of 1/4 decimation. Similarly in the third filter, I/Q signals of 8 channels (A-Hch), i.e. 16 real numbered channels, are transmultiplexed instead of 1/4 decimation. As such 1/4 reduction and 1/16 reduction of circuit size at second and third filters respectively are realized. Further reduction can be achieved by doubling the sampling frequency. The number of multipliers required in the multi-stage DDC with and without transmultiplexing are shown in Table 3. In the proposed multi-channel multi-stage transmultiplexing DDC, the required multipliers are drastically reduced according to the stages due to the time sharing of the computational resources. From the result, it can be understood that the number of multipliers are reduced from 498 to 84 in the proposed DDC which is 83% reduction.
Implementation of RFID Reader/Writer on FPGA
For evaluation of feasibility of the proposed architecture, the RFID reader/writer was implemented on a FPGA evaluation board with FPGA (Xilinl Virtex-II Pro XC2V P50) and 14 bit A/D converter which has Spurious Free Dynamic Range (SFDR) of about 70 dB.
Computer Simulation
In computer simulation, reply signal of RFID tags with 8 different frequency channels are generated and connected to the designed RFID reader/writer. Frequency spectrum at each test point, (a), (b), (c), (d), (e), and (f) in Fig. 4 , is measured and shown in Fig. 10 . From these figures, we can understand the process of frequency conversion, filtering, and decimation of multi-stage DDC. Finally the desired channel is correctly selected in Fig. 10(f) , which satisfies the requirement of spurious level less than −40 dB.
To evaluate validity of the proposed DDC, Bit Error Rate (BER) performance are evaluated and shown in Fig. 11 . As in the specification of Table 1 , the modulation scheme is BSPK and the coding scheme is MFM. We have employed correlation detector for MFM decoder. There are three cases; the first one is an ideal case where the baseband signal is directly connected to the decoder, the second one is a case of single carrier where Ach signal is supplied to the DDC, the third one is a case of multi-carrier where 8 channels are supplied to the DDC. The BER performance of the case of single carrier is completely the same as ideal case. Due to the effect of adjacent channel interference, the BER performance of the case of multi-carrier is slightly degraded than that of the case of single carrier. From these simulation results, the validity of the proposed DDC is confirmed. 
Hardware Implementation
Overview of the system is shown in Fig. 12 . The sys- tem consists of the control PC, conventional reader/writer, FPGA evaluation board, and tray-type antenna. The proposed multi-channel multi-stage transmultiplexing DDC, local oscillators, frame detector, and MFM decoder were implemented on FPGA, while conventional reader/writer was used for transmitter. The base clock for the A/D converter and FPGA was 13.56 MHz provided by the conventional reader/writer. Since the base clock is common both for transmitter and receiver, perfect clock synchronization is achieved. Local oscillators are composed of ROM tables and counters which are very simple and small circuit size. Table 4 shows resource occupancy on the FPGA. The number of 18×18 bit multiplier blocks are totally (84 + 2) = 86, where two of them are used for MFM decoder. In the left side of Fig. 12 , there are 100 RFID tags in the tray-type antenna. In the display of control PC, the 64 bits ID of each RFID tag is detected and shown. One of 8 channels are randomly assigned to the RFID tags by Media Access Control (MAC) protocol implemented on control PC as illustrated in Fig. 13 . The MAC protocol also has an ability of collision avoidance by controlling the reply rate of 1/8 and mute command. In this system, IDs of 100 RFID tags can be detected within 1 second. It includes about 400 ms for data transmis- sion, 100 ms for mute commands, and 400 ms for processing and visualization. The data transmission requires about 100 times ID request command due to the effects of data collision, interference from adjacent channels, and propagation loss.
Conclusion
Implementation of RFID reader/writer on software defined radio is studied in this paper. The target RFID is ISO18000-3 mode 2 which has 8 reply channels for simultaneous communication with 8 different RFID tags. In the software defined radio architecture, the 8 reply channels are sampled at a single A/D converter and separated by digital down converters, whereas conventional RFID architecture has redundant 8 parallel analog down converters. A novel multi-stage transmultiplexing digital down converter is proposed for efficient implementation of multi-channel digital down converter. Moreover the proposed architecture is implemented on a FPGA evaluation board, and validity of the system is confirmed on a real hardware. The proposed architecture can be applied to multi-channel receiver for dynamic spectrum system in the cognitive radio. In a case of broadband multi-channel system, we have to consider the RF circuit and multi-channel digital down converter jointly.
